As one of the most important and computationally-intensive parts in bioinformatics analysis, the Pair Hidden Markov Model (Pair-HMM) forward algorithm is widely recognized and has great potential. Therefore, it is important to accelerate the process of this algorithm. There are various approaches to accelerate Pair-HMM, especially the accelerators stemmed from the Field Programmable Gate Array (FPGA) due to the highly-customizable on-chip resources and deep pipeline potential available to the designer. In this paper, we focus on the FPGA-based accelerators for the Pair-HMM forward algorithm proposed in recent years. The non-cooperation structure, which was proposed in our previous work, is compared with the Systolic Array (SA) structure and PE ring structure in the structure characteristics, calculation mode, computational efficiency, and storage requirement. We build an analysis model to evaluate the performance of the ring structure and our non-cooperative structure. Furthermore, based on this, we provide a detailed analysis of the characteristics of structures of different accelerators and of the selection of a suitable structure for different scenarios. Based on the non-cooperative PE structure, we design a new chain topology for the accelerator. Experimental results show that our non-cooperation structure is superior to the other structures in performance and execution efficiency, and our new topology improves the performance of the accelerator. Finally, we propose some ideas about the improvement of the non-cooperative structure accelerator for future work.
Background
The Pair-HMM forward algorithm is a dynamic programming algorithm with a double-nested loop for calculating the matching probability [22] of a pair of gene sequences under observations consisting of the target and the reference sequence, namely the Read and the Haplotype. There are three hidden states in Pair-HMM, namely Match (M), Delete (D), and Insert (I). The probability-based transitions among the three hidden states are shown in Figure 1 . Each parameter W xy attached to the red line denotes the transition probability from state x to state y. For convenience, here, we denote the values of state M by M r,c , which demonstrates the likelihood of every approach originating from the first element of the Read sequence to the r th element in the M state. D r,c and I r,c are denoted in the same way. The complete Pair-HMM forward algorithm applied in the variant calling analysis tool named GATK HaplotypeCaller [23] is shown as follows in Algorithm 1.
As shown in Algorithm 1, the maximum length of the critical paths for calculating M r,c is longer than that for calculating I r,c and D r,c . In the field of FPGA, this imbalance leads to the idleness of hardware. Proposed in [19] , two auxiliary variables, named ta and tb, are added into the recursion, which calculate partial calculations of M r,c in advance, to achieve unifying the lengths of the critical paths. Therefore, while implementing this optimized algorithm, the cost of the memory resources will increase accordingly. On this basis, the optimized Pair-HMM forward algorithm used in [20] is shown in Algorithm 2 and the following. Input: Read sequence: R, Haplotype sequence: H, base quality: bq, insert quality: iq, delete quality: dq. Output: Likelihood: result 1 Initialize M 0,c = I 0,c = 0 and D 0,c = 2 120 /|H|, for c = 0 to |H|, M r,0 = I r,0 = D r,0 = 0 for r = 1 to |R| 2 for r = 1 to |R|, do 3 for c = 1 to |C|, do 4 M r,c = Prior(r, c) · (W mm · M r−1,c−1 + W im · I r−1,c−1 + W dm · D r−1,c−1 ). 5 I r,c = W mi · M r−1,c + W ii · I r−1,c 6 D r,c = W md · M r,c−1 + W dd · D r,c−1 . Initialize M 0,c = I 0,c = 0 and D 0,c = 2 120 /|H|, for c = 0 to |H|, M r,0 = I r,0 = D r,0 = 0 for r = 1 to |R|, result=0 and the error rate sequence [q] = 10 −q/10 , for q = 0 to 128. The Read sequence, the Haplotype sequence, and quality factor sequences are the inputs of the Pair-HMM forward algorithm. The intermediate variables of the recursion contain M, I, D, ta, and tb. The output part is the likelihood of all possible alignments between two sequences.
To illustrate the comparative analysis of FPGA-based accelerators, we use two concepts defined in [20] .
•
Task: The entire computation of the alignment of a pair of sequences.
Computation matrix: In the task denoted above, the computation matrix indicates the process of computation in which every element of the Haplotype and the Read sequences is to be compared. The size of the computation matrix is length(Haplotype) × length(Read). The element of the computation matrix, shown as [r, c], represents the calculating recursion in Algorithm 2 with the same indices r and c.
For further analysis, we show the characteristics of the algorithm as Figure 2 and the following.
1. This is a computationally-intensive algorithm. With n and m representing the lengths of the Read and Haplotype sequences, respectively, the time complexity is O(n * m), and the memory complexity is O(n + m). 2. The sequences alignment tasks are independent, which means that there is no data dependence. 3. The traversal of Algorithm 2 is performed in a diagonal order. k denotes the k th diagonal.
The Thus, among the elements on the same diagonal, there is no data dependence. These elements can be calculated in parallel.
Knowing the algorithm clearly, we can perform the comparison of the accelerators based on this. 
Comparative Analysis of Accelerator Structures and a Novel Topology for the Non-Cooperative Accelerator

Structures' Characteristics
1. Systolic array: Typically, the systolic array structure is used to organize multiple PEs, perform a single sequence alignment task collaboratively, and develop instruction-level parallelism. As shown in [13, 17, 21] , this structure has advantages, including a shorter calculation delay for a single alignment task and the convenience of data flowing among the neighbor PEs. However, it has less adaptability for tasks with variable lengths of sequences in the pipeline. It will also generate idleness when the lengths of sequences are different in the pipeline or when partial PEs have finished the calculations of the current row of the computation matrix. With n PEs in the array, the first PE can calculate the new row only after the last PE has finished the calculations of the current calculation row n. 2. PE ring structure: The PE ring structure based on the PE array was proposed in [19] . This structure is improved based on the SA structure. It connects the first PE and the last PE with an internal buffer and generates a ring with n PEs. It benefits from sharing data when the first PE changes the current calculation row k to the following calculation row n + k. It improves the adaptability to variable length input, but there are still problems of a high idleness rate. The design of multi-PE collaboration increases the complexity of control. 3. Non-cooperative structure: We proposed the non-cooperative PE structure in our previous work [20] . Different from the two mentioned structures, our non-cooperative PE structure has no cooperation among the PEs. Each PE can independently perform a single sequence alignment task. The total accelerator integrates numerous PEs with the three-layer topology architecture.
Multiple tasks are processed in parallel independently. Therefore, this PE structure obeys the principle of SPMD (Single Program Multiple Data).
The calculation processes of the three structures are shown in Figure 3 . The blue-bordered grids represent the sequence order of the PE processing in the pipeline. The dotted PE blocks in Figure 3a As shown in Figure 3a ,b, the SA structure and the PE ring structure are based on the principle that multiple PEs cooperate to process one task. These PEs are used to calculate elements on the same diagonal without data dependence. Multiple tasks are processed sequentially in the pipeline. These two structures seek to meet the real-time requirements of a single task to complete in shorter cycles.
In the SA, data streams synchronously flow through adjacent two-dimensional array elements. It is not flexible enough such that only when all n PEs have completely processed all the elements of the row, it can start calculating the next n rows of elements. As a consequence, it will generate idleness during the calculations.
However, the PE ring structure can directly process the elements of the (n + 1) th row after all the elements of n th row are processed to avoid the idleness generated by the SA while switching the rows.
The non-cooperative structure also pursues the throughput with the pipeline scheme. The calculations of elements on the same diagonal are sequentially sent into the pipeline for processing. When the calculations of the first element in the current diagonal are still waiting to be finished, the data dependence will occur if the data in the adjacent diagonal are still fed. In this situation, idle operations will be inserted.
Comparative Analysis
Since the PE ring structure surpasses the SA structure in performance, we will only compare the non-cooperative structure with the PE ring in detail. The core difference between these two structures is whether there is any cooperation among PEs. It can be reflected in the smallest repeatable unit, i.e., a ring and the non-cooperative structure with the same number of PEs. On this basis, both the PE ring structure and the non-cooperative structure have coarse-grained parallelism at a higher level. We established a parametric analytical model for these two structures. In the following paragraphs, we will present our analytical model and a comparative analysis of the two structures from three main aspects.
Calculation Mode
The calculation mode of the PE ring structure is shown in Figure 3b . When the PEs calculate elements in the task, the calculation mode is as if they are placed along the diagonal. In the first sweep, the first n rows are calculated. After the first PE reaches the last element of the first row, it can continue to process the (n + 1) th row in the computation matrix. All PEs start to process different elements of one task in the same cycle and will start to process the elements in the same position as another task in the next cycle. P tasks can be processed in the pipeline simultaneously where P represents the pipeline depth of the PE. After the intermediate results of the first task are generated, these intermediate results are passed to its adjacent PE. Then, the next element of the first task will be processed in the next cycle. This procedure is shown in Figure 4a . The calculation mode of the non-cooperative structure is shown in Figure 3c . Each PE processes a single task. Each PE traverses the computation matrix along the diagonals and processes the elements on the diagonal line in turn. Only when the results of the first element of the current diagonal are generated can the calculations in the next diagonal start without waiting. Otherwise, it is necessary to insert idle operations to wait for the calculation to complete and avoid the error. Shown as Figure 4b , we can see that in the non-cooperative structure pipeline, each PE processes the elements of a task in a diagonal order. Figure 5 shows the computational efficiency of the SA structure, the PE ring structure, and the non-cooperative structure. In addition to the idleness caused in the startup and shutdown phases, the SA also generates a large number of idle cycles while switching the passes. The PE ring structure avoids this idleness while shifting the rows. The non-cooperative structure only generates idleness in the startup and shutdown phases. In these two phases of the task, it is necessary to insert idle operations at the end of the diagonals. This ensures that the calculation of the next diagonal starts only after generating the results of the first element of the current diagonal, which has the data dependence with the first element on the next diagonal. With the condition that the pipeline depth is P, for the i th diagonal, there are P − i idle operations inserted. When i ≥ P, the pipeline can run without any idle operation. Figure 6 shows the specific analysis of idle cycles in the PE ring and non-cooperative structure. Figure 6a ,b shows the PE idleness of the PE ring structure in the startup and shutdown phases. Figure 6c,d shows the PE idleness of the non-cooperative structure in the startup and shutdown phases.
Computational Efficiency
It needs to be noted that the idleness in the shutdown phase in the PE ring structure is related to the length of the Haplotype sequence. The total idle cycles in the non-cooperative structure maintain a fixed value for variable lengths of sequences. According to Figure 6 , when the number of PE is N , the length of the Haplotype sequence is L H , the length of the Read sequence is L R , and the pipeline depth is P, we can characterize idle cycles for the PE ring structure as:
For the non-cooperative structure:
The ratio of idle cycles between the PE ring structure and the non-cooperative structure is: As shown in Figure 7 , if the lengths of the sequences calculated in the pipeline on the same ring are different, it will generate extra idle operations. In this case, the number of idle cycles of the PE ring structure is shown in (7) . After data testing, the ratio of the idle cycles influenced by the length of the Haplotype sequence in the two situations is shown in Figure 8 . 
Storage Requirement
The storage requirement is divided into two parts: five intermediate result variables M, I, D, ta, tb and five raw data sequences R, H, bq, iq, dq.
In the PE ring structure, the intermediate results between adjacent PEs can flow without delay, which means that it does not need any extra memory to store the data. Therefore, only the internal buffer after the last PE of the ring stores intermediate results for all pipeline stages. The ring performs multiple tasks with the pipeline, which needs to store intermediate results of multiple tasks, as well. As a result, the storage requirement for the PE ring structure is as follows:
The non-cooperative structure performs one task with one PE, meaning that it needs to store intermediate results of one task. Therefore, the storage requirement is shown as follows:
When the pipeline depth P = 12, the PE numbers N = 8 and max(L H ) = 302; in this case, R Ring /R Non−Coop ≈ 1.48.
Advantages and Disadvantages of the Comparison
By comparing these structures, we can know that the non-cooperative PE structure shows notable differences in calculation mode. This structure shows higher computational efficiency by decreasing the idle cycles while calculating. It also decreases the idleness generated by the cooperation with other PEs. On the other hand, the mode that PE performs independently makes the cost of the control of each PE obviously larger than the SA and the ring structures.
A Novel Topology for the Non-Cooperative Accelerator
Based on the structure of non-cooperative PE, we originally designed a three-layer tree topology in [20] , which is shown in Figure 9 . In the top module, the original topology structure transmits data to multiple top-level modules' allocation by polling, that is the FIFO (First In First Out) corresponding to each allocation is directly connected to the DMA (Direct Memory Access) read engine. The advantage of this design is that it can balance the load of all PEs in this accelerator. However, this architecture results in the design of the layout where wires with a wide width are gathering.
After further consideration, we put forward a new idea on the overall topology of the accelerator. We designed a novel chain topology to alleviate this problem and improve the performance. In this way, the difficulty of layout and routing can be further reduced. In our new chain topology, the FIFO corresponding to the first allocation is directly connected with the DMA read engine, while the next FIFOs are connected with the previous one by a buffer, which is shown in Figure 10 . We will analyze this from the following aspects.
1. Bandwidth: Consistent with the original tree topology. 2. Latency: In the chain topology, when data are transmitted between FIFOs, there will be delay.
However, in our design, N A has a small value of eight. Therefore, the latency added by data transmission is only up to eight cycles. In the pipeline operation mode, the extra performance loss caused by the new topology is negligible compared to the original structure. 3. Performance: Because the path bandwidth between the DMA read engine and FIFOs is relatively large, if the original tree topology scheme is adopted, the layout and routing will be under great pressure. The use of the chain topology will reduce the difficulty of layout and routing, thus increasing the operating frequency of the accelerator and improving its performance. 4. Scheme mode: It is assumed that i is a PE index for judging whether or not data are allocated, and the initial value is zero. Each allocation will generate a FULL signal to indicate whether the PEs inside the allocation are already full of data being calculated. If the FULL signal of Allocation[i] is FALSE, the data will be sent to Allocation[i], and i = i + 1. If the FULL signal of Allocation[i] is TRUE, the data will not be transmitted, and i = i + 1, and so on. This can better balance the load. All signals generated by allocation are processed centrally by the controller. The data transfer is done through the buffer to the next allocation. The structure and scheme of the allocation module have not changed. 
Experiments Analysis
The test data for our comparison were one dataset from the Whole Genome Sequence [24]. This dataset includes three datasets, named "tiny", "10s", and "1m", of which the length of sequences ranges from 10-302. Table 1 shows the performance comparison among implementations in various platforms, which included multi-core CPU, GPU, and FPGA. The middle-scale dataset, named "10s", was used as the test dataset for the comparison. In the Altera Arria 10, there were 128 PEs integrated both in [19, 20] . The performance of the non-cooperative structure was 1.19 × higher than the average factor of the PE ring structure as a result of fewer idle cycles and easier load balancing among PEs for different lengths of Read-Haplotype pairs on the real-world dataset. Table 1 . Comparison of the performance of different implementations.
Acceleration Platform Runtime (ms) Speedup
Original Java [11] 10,800 1× C++ Baseline [11] 1267 9× Intel Xeon 24 Cores [19] 15 720× Nvidia K40 GPU [19] 70 154× Improved warp based [14] 12.8 843× Alter OpenCL (Arria 10) [19] 2.8 3857× PE Chunks (Xilinx KU3) [15] 5.0 2160× PE Ring (Stratix V) [19] 5.3 2038× PE Ring (Arria 10) [19] 2.6 4154× Non-cooperative-128PE (Arria 10) [20] 2.2 4970× Non-cooperative-64PE (tree topology, XC7VX485T) 4.4 2401× Non-cooperative-64PE (chain topology, XC7VX485T) 4.3 2485×
The resource utilization and frequency results in the ring structure and the non-cooperative structure implemented on FPGAs from [19, 20] are shown in Table 2 . From the perspective of implementation, the storage requirements of the two structures were not the bottleneck limiting computational resources. Considering the settings of parameters, there were subtle differences in [20] and [19] between the Pair-HMM forward algorithms. Compared with the algorithm in [19] , one extra floating-point multiplication operation was added into the calculations of the "Prior" parameter in [20] . This resulted in a higher computational resource utilization for a single PE than [19] .
However, the control mode of the ring structure is that the ring composed of multiple PEs uses one controller, while the control mode of the non-cooperative structure is that each PE has an independent controller. With a large number of PEs integrated together, the pipeline control module of all PEs in non-cooperative structure will occupy more LUT resources. For those FPGAs with less DSP resources or unbalanced resources, such as Stratix V, the non-cooperative accelerator is not recommended. Generally speaking, because floating-point computation in the algorithm cannot be implemented entirely by DSP, a considerable amount of LUT resources are used to implement floating-point computation, so there are resource bottlenecks in the implementation of the overall accelerator, that is to say, the same number of PEs cannot be achieved. In this case, the ring structure is better.
For FPGAs with more balanced resources of DSP and LUT, such as Altera's Arria 10 and Xilinx's XC7VX485T, the non-cooperative structure can show its performance advantages better.
The non-cooperative structure has flexibility while computing a large number of sequence alignment tasks to avoid redundancy in collaborative computing. However, it also means more precise control, which brings more resource consumption. We think that the problem that the non-cooperative structure consumes too much computational resources at present can be optimized and reduced through further implementation design so that it can be better applied in more FPGAs. Table 3 shows the comparison of the runtime and effective cycle ratio in three implementations. The runtime information shows the actual performance of the accelerator, which is affected by the FPGA frequency. The effective cycle rate shows the ratio of the theoretically effective calculation cycles to the actual consumption cycles of the accelerator based on the analytical model we established. We can see that the accelerator of the non-cooperative 64 PEs version was the most efficient and had significant advantages over the ring structure accelerator with the same number of PEs. At the same time, under the same accelerator structure, the 64 PE version was slightly more efficient than the 128 PE version. After our analysis, this was because, in the accelerator of the 128 PE version, the number of PEs that were controlled by the same controller to poll the computing task was more than the accelerator of the 64 PE version, which led to greater delay.
As for the design of the chain topology of the non-cooperative PE accelerator, we implemented it on Xilinx's XC7VX485T. In Tables 1 and 2, we show the performance and the utilization of the chain topology accelerator. We can see that, compared to the tree topology scheme proposed in [20] , our new chain topology improved the frequency of the accelerator and the performance with the same FPGA. 
Conclusions and Future Works
In this paper, we compared three structures of the FPGA-based Pair-HMM forward algorithm accelerators, including the SA structure, the ring structure, and our non-cooperative structure.
We built a parametric model to analyze the differences among the structures from the aspects of the calculation mode, the computational efficiency, and the storage requirement. Regarding FPGAs equipped with different computational hardware, these structures can be flexibly ported, improve their applicability, and maximize computational resources' utilization for the best performance. The non-cooperative structure had considerable differences compared to the SA structure and the PE ring structure in the calculation mode and organized schemes. The largest difference was that the data would not flow among PEs, while in the SA structure and the PE ring structure, data flow in every PE sub-structure. In other words, the non-cooperative structure revealed higher computational efficiency and flexibility than other FPGA-based implementations with different structures. However, this flexibility also brought a large amount of cost with respect to the control components. For those FPGAs with limited resources, the non-cooperative accelerator is not recommended, and the ring structure is better. For FPGAs with more balanced resources of DSP and LUT, the non-cooperative structure can shows its performance advantages better.
